Mask Design Engineer
Company Name:
Linear Technology Corporation
Responsible for the layout schedule estimation, IC layout floor planning, Layout of analog and digital circuits, Cell level verification and parasitic extraction, Chip/Top level routing and interconnect, LVS and DRC checks using Cadence Dracula and Assura; Tape out/Stream out/PG. Minimum job requirements: Bachelors degree in Electrical Engineering, Microelectronics Engineering or related field and at least five year experience in IC layout. Must have layout experience with bipolar, CMOS, and BiCOMOS technologies. Experience with full chip layout including PG to the mask shop. Must be familiar with Cadence tools (Virtuoso, Layout XL, Assura) and have knowledge of Linux operating systems.Estimated Salary: $20 to $28 per hour based on qualifications.
Linear Technology Corporation
Responsible for the layout schedule estimation, IC layout floor planning, Layout of analog and digital circuits, Cell level verification and parasitic extraction, Chip/Top level routing and interconnect, LVS and DRC checks using Cadence Dracula and Assura; Tape out/Stream out/PG. Minimum job requirements: Bachelors degree in Electrical Engineering, Microelectronics Engineering or related field and at least five year experience in IC layout. Must have layout experience with bipolar, CMOS, and BiCOMOS technologies. Experience with full chip layout including PG to the mask shop. Must be familiar with Cadence tools (Virtuoso, Layout XL, Assura) and have knowledge of Linux operating systems.Estimated Salary: $20 to $28 per hour based on qualifications.
|
|
 | |
